



ECE680: Physical VLSI Design

Chapter II


CMOS Manufacturing Process



Dual-Well Trench-Isolated CMOS Process



Schematic



Layout View







Photo-Lithographic Process




CMOS Fabrication Process




Define Active Area: Patterning of SiO_2




CMOS Process Walk-Through



**(a) Base material: p+ substrate
with p-epi layer**




**(b) After deposition of gate-oxide
and sacrificial nitride (acts as a
buffer layer)**




**(c) After plasma etch of insulating
trenches using the inverse of
the active area mask**


CMOS Process Walk-Through



(d) After trench filling, CMP planarization, and removal of sacrificial nitride




(e) After n-well and V_{Tp} adjust implants




(f) After p-well and V_{Tn} adjust implants


CMOS Process Walk-Through



(g) After Poly-Si deposition and etch




(h) After n+ source/drain and P+ source/drain implants. At the same time these step also dope the Poly-Si




(i) After deposition of SiO₂ Insulator and contact hole etch

CMOS Process Walk-Through





(j) After deposition and patterning of first Al layer.



(k) After deposition of SiO₂ insulator, etching of via's, deposition and patterning of second layer of Al.

Advanced Metallization




9/14/2008

SEM image of a real circuit whose oxide was etched

GMU, ECE 680 Physical VLSI Design


Design Rules



Design Rules

- Interface between designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: Minimum line width
 - scalable design rules: lambda parameter
 - absolute dimensions (micron rules)


CMOS Process Layers

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	


Layers in 0.25 μm CMOS process

Layer Description	Representation				
metal					
well					
polysilicon					
contacts & vias					
active area and FETs					
select					


Intra-Layer Design Rules




Transistor Layout




Vias and Contacts




Select Layer



CMOS Inverter Layout




(a) Layout



(b) Cross-Section along A-A'

Layout Editor




Packaging


- **Electrical: Low parasitics**
- **Mechanical: Reliable and robust**
- **Thermal: Efficient heat removal**
- **Economical: Cheap**

Bonding Techniques

Wire Bonding



Package Types



Package Parameters

Package Type	Capacitance (pF)	Inductance (nH)
68 Pin Plastic DIP	4	35
68 Pin Ceramic DIP	7	20
256 Pin Pin Grid Array	5	15
Wire Bond	1	1
Solder Bump	0.5	0.1

Typical Capacitances and Inductances of Various Package and Bonding Styles (from [Sze83])

Multi-Chip Modules

